Computer architecture
-
- Topics
- Replies
- Views
- Last post
-
- Are FPGAs available with ADCs onchip ?
by Jay » Sun, 26 Nov 2006 01:32:27 GMT - 3 Replies
- 78 Views
- Last post by Austin Lesea
Mon, 04 Dec 2006 01:32:27 GMT
- Are FPGAs available with ADCs onchip ?
-
- difference of variable and signal
by YiQi » Tue, 16 May 2006 23:22:27 GMT - 7 Replies
- 55 Views
- Last post by Ralf Hildebrandt
Tue, 16 May 2006 23:22:27 GMT
- difference of variable and signal
-
- ispLEVER Starter 6.0 FPGA Design Software Available
by bart » Sat, 27 May 2006 10:39:17 GMT - 13 Replies
- 123 Views
- Last post by Ron
Tue, 30 May 2006 10:39:17 GMT
- ispLEVER Starter 6.0 FPGA Design Software Available
-
- New FPGA Technology Reaches New Heights
by bsmithtech » Tue, 11 Apr 2006 14:20:52 GMT - 1 Replies
- 25 Views
- Last post by bsmithtech
Sun, 16 Apr 2006 14:20:52 GMT
- New FPGA Technology Reaches New Heights
-
- help ;lattice synario error
by blisca » Mon, 03 Nov 2003 23:47:00 GMT - 1 Replies
- 86 Views
- Last post by blisca
Sun, 09 Nov 2003 23:47:00 GMT
- help ;lattice synario error
-
- xilinx v5 ddr2 controller
by Muzaffer Kal » Thu, 17 Jul 2008 23:11:46 GMT - 3 Replies
- 61 Views
- Last post by MBodnar
Wed, 23 Jul 2008 23:11:46 GMT
- xilinx v5 ddr2 controller
-
- PCIE2.0-based 1G/2G/2.5G ethenret NIC controller
by arcdoos » Fri, 31 Jul 2009 14:38:01 GMT - 4 Replies
- 38 Views
- Last post by Antti.Lukats@googlemail.com
Mon, 03 Aug 2009 14:38:01 GMT
- PCIE2.0-based 1G/2G/2.5G ethenret NIC controller
-
- Nios II Going Live...
by Kenneth Land » Sun, 23 May 2004 08:05:06 GMT - 27 Replies
- 31 Views
- Last post by Eric Smith
Mon, 24 May 2004 08:05:06 GMT
- Nios II Going Live...
-
- RAM in Altera EABs and Xilinx Block Rams
by rickman » Sat, 26 Jun 2004 12:50:43 GMT - 23 Replies
- 52 Views
- Last post by rickman
Sat, 03 Jul 2004 12:50:43 GMT
- RAM in Altera EABs and Xilinx Block Rams
-
- Xilinx FPGA editor
by Grory Mermoud » Sat, 15 Jan 2005 15:16:27 GMT - 7 Replies
- 106 Views
- Last post by Martin Kellermann
Fri, 21 Jan 2005 15:16:27 GMT
- Xilinx FPGA editor
-
- Maximum frequency
by knight » Sun, 05 Apr 2009 14:38:22 GMT - 5 Replies
- 3 Views
- Last post by Matthew Hicks
Mon, 13 Apr 2009 14:38:22 GMT
- Maximum frequency
-
- dynamic fpga via bytecode sequence?
by Jacko » Mon, 14 Aug 2006 10:21:09 GMT - 1 Replies
- 28 Views
- Last post by Jacko
Thu, 17 Aug 2006 10:21:09 GMT
- dynamic fpga via bytecode sequence?
-
- SpartanII + ARM7 Question
by Patrick Gao » Fri, 12 Nov 2004 06:53:34 GMT - 4 Replies
- 133 Views
- Last post by meng.engineering
Mon, 15 Nov 2004 06:53:34 GMT
- SpartanII + ARM7 Question
-
- Bit error counter - how to make it faster
by gamer » Wed, 11 Jul 2007 04:28:40 GMT - 11 Replies
- 144 Views
- Last post by glen herrmannsfeldt
Fri, 20 Jul 2007 04:28:40 GMT
- Bit error counter - how to make it faster
-
- Bus interface?
by tyron123 » Sat, 17 Apr 2004 23:15:33 GMT - 3 Replies
- 121 Views
- Last post by Jim Lewis
Sun, 18 Apr 2004 23:15:33 GMT
- Bus interface?
-
- Spartan-3 Static Timing Analysis with Voltage/Temperature Pro-rating
by Jeremy Stringer » Fri, 04 Feb 2005 06:59:03 GMT - 1 Replies
- 60 Views
- Last post by Jeremy Stringer
Fri, 04 Feb 2005 06:59:03 GMT
- Spartan-3 Static Timing Analysis with Voltage/Temperature Pro-rating
-
- more S3E DIFF_TERM quirks ( was: vccaux and vccint )
by Brian Davis » Thu, 30 Nov 2006 01:33:41 GMT - 5 Replies
- 133 Views
- Last post by Brian Davis
Fri, 08 Dec 2006 01:33:41 GMT
- more S3E DIFF_TERM quirks ( was: vccaux and vccint )
-
- RC1000pp with XCV400
by Colin F » Thu, 23 Feb 2006 18:44:34 GMT - 1 Replies
- 74 Views
- Last post by Colin F
Mon, 27 Feb 2006 18:44:34 GMT
- RC1000pp with XCV400
-
- EDK8.2: bidirectional signals when top-level is ISE
by MM » Thu, 14 Sep 2006 08:41:20 GMT - 2 Replies
- 31 Views
- Last post by Dave
Fri, 15 Sep 2006 08:41:20 GMT
- EDK8.2: bidirectional signals when top-level is ISE
-
- Logic Analyzer for FPGAs
by Thom Drake » Sat, 01 Nov 2003 21:04:59 GMT - 4 Replies
- 95 Views
- Last post by Alex Gibson
Thu, 06 Nov 2003 21:04:59 GMT
- Logic Analyzer for FPGAs
-
- Where can i find GeneticFPGA toolkit
by apsolar » Tue, 16 Aug 2005 09:42:32 GMT - 20 Replies
- 139 Views
- Last post by apsolar
Sat, 20 Aug 2005 09:42:32 GMT
- Where can i find GeneticFPGA toolkit
-
- Compile uCLinux for Spartan 3e
by Pablo » Sat, 10 Feb 2007 07:59:02 GMT - 6 Replies
- 56 Views
- Last post by John Williams
Sun, 11 Feb 2007 07:59:02 GMT
- Compile uCLinux for Spartan 3e
-
- placing addiional caps across existing caps to reduce noise
by Austin Lesea » Sun, 03 Sep 2006 01:08:11 GMT - 84 Replies
- 14 Views
- Last post by Symon
Thu, 07 Sep 2006 01:08:11 GMT
- placing addiional caps across existing caps to reduce noise
-
- Convert Jedec to logical equations
by yusuke_and » Sat, 30 Aug 2003 14:14:58 GMT - 4 Replies
- 92 Views
- Last post by Andrew Paule
Sat, 06 Sep 2003 14:14:58 GMT
- Convert Jedec to logical equations
-
- Minimal design for xilinx?
by » Thu, 01 Feb 2007 15:34:49 GMT - 18 Replies
- 33 Views
- Last post by glen herrmannsfeldt
Sun, 04 Feb 2007 15:34:49 GMT
- Minimal design for xilinx?
-
- 10 layer stack for 1152 pin BGA routing (and decoupling)?
by Nial Stewart » Sat, 13 Feb 2010 04:14:13 GMT - 3 Replies
- 84 Views
- Last post by rickman
Mon, 22 Feb 2010 04:14:13 GMT
- 10 layer stack for 1152 pin BGA routing (and decoupling)?
-
- converting floating point number to integer and vice versa
by FPGA » Sat, 24 Jan 2009 01:33:40 GMT - 7 Replies
- 56 Views
- Last post by olliH
Fri, 30 Jan 2009 01:33:40 GMT
- converting floating point number to integer and vice versa
-
- RFID chip has battary in it or not
by Weng Tianxiang » Wed, 10 May 2006 15:31:30 GMT - 10 Replies
- 106 Views
- Last post by JJ
Thu, 11 May 2006 15:31:30 GMT
- RFID chip has battary in it or not
-
- What happened to the Cyclone IV?
by Philipp Klaus Krause » Wed, 19 Nov 2008 23:59:19 GMT - 7 Replies
- 138 Views
- Last post by Prevailing over Technology
Thu, 27 Nov 2008 23:59:19 GMT
- What happened to the Cyclone IV?
-
- Combinatorial Division?
by logjam » Thu, 16 Mar 2006 12:49:02 GMT - 55 Replies
- 13 Views
- Last post by metal
Sun, 19 Mar 2006 12:49:02 GMT
- Combinatorial Division?
-
- Looking for a development board
by Alfreeeeed » Mon, 11 Feb 2008 00:47:40 GMT - 9 Replies
- 108 Views
- Last post by Alfreeeeed
Thu, 14 Feb 2008 00:47:40 GMT
- Looking for a development board
-
- Altera CLKLK_FB use when OPERATION_MODE=NORMAL
by prv3299 » Fri, 18 Jun 2004 00:27:47 GMT - 4 Replies
- 80 Views
- Last post by prv3299
Wed, 23 Jun 2004 00:27:47 GMT
- Altera CLKLK_FB use when OPERATION_MODE=NORMAL
-
- DVI in FPGA
by Mawafugo » Tue, 24 Mar 2009 01:50:24 GMT - 5 Replies
- 38 Views
- Last post by David Fejes
Fri, 27 Mar 2009 01:50:24 GMT
- DVI in FPGA
-
- Altera chip identification
by Fab » Thu, 25 Nov 2004 05:27:25 GMT - 5 Replies
- 58 Views
- Last post by Rene Tschaggelar
Fri, 03 Dec 2004 05:27:25 GMT
- Altera chip identification
-
- Virtex-5 DDR2 DCI termination
by Rob » Sun, 05 Oct 2008 00:56:27 GMT - 2 Replies
- 12 Views
- Last post by Barry
Tue, 07 Oct 2008 00:56:27 GMT
- Virtex-5 DDR2 DCI termination
Who is online
Users browsing this forum: No registered users and 59 guest
Forum permissions
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum