Computer architecture
-
- Topics
- Replies
- Views
- Last post
-
- Open source FPGA EDA Tools
by SG » Sat, 08 Jan 2005 23:14:46 GMT - 39 Replies
- 61 Views
- Last post by Marius Vollmer
Fri, 14 Jan 2005 23:14:46 GMT
- Open source FPGA EDA Tools
-
- FPGA board--host PC, need 20-50 Mbps speed, USB2, PCI or 1394?
by dan » Sat, 02 Apr 2005 01:22:49 GMT - 5 Replies
- 62 Views
- Last post by JJ
Mon, 04 Apr 2005 01:22:49 GMT
- FPGA board--host PC, need 20-50 Mbps speed, USB2, PCI or 1394?
-
- Ambigous operator '&'
by Mohammed A khader » Fri, 22 Apr 2005 01:36:25 GMT - 4 Replies
- 133 Views
- Last post by Sebastian Weiser
Sat, 30 Apr 2005 01:36:25 GMT
- Ambigous operator '&'
-
- SheerPower 4GL -- Beyond BASIC V3.4
by sheerpower » Sun, 10 Aug 2003 06:13:36 GMT - 1 Replies
- 33 Views
- Last post by sheerpower
Mon, 18 Aug 2003 06:13:36 GMT
- SheerPower 4GL -- Beyond BASIC V3.4
-
- Question about the clocks power in XPower.
by Rebecca » Sat, 27 Oct 2007 06:03:21 GMT - 1 Replies
- 46 Views
- Last post by Rebecca
Fri, 02 Nov 2007 06:03:21 GMT
- Question about the clocks power in XPower.
-
- Xilinx ISE 10 in CentOS not showing in application menu list
by Simon » Thu, 08 May 2008 05:30:14 GMT - 2 Replies
- 73 Views
- Last post by Nicolas Herv
Fri, 16 May 2008 05:30:14 GMT
- Xilinx ISE 10 in CentOS not showing in application menu list
-
- Ed hardy sweatshirts & Ed hardy women's hoodies
by 11 mark196 » Sat, 22 Aug 2009 13:00:03 GMT - 1 Replies
- 66 Views
- Last post by 11 mark196
Sun, 23 Aug 2009 13:00:03 GMT
- Ed hardy sweatshirts & Ed hardy women's hoodies
-
- VDHL implementation of RAM with serial input and parallel outpout ? thx
by Jimmy » Tue, 22 Jun 2004 14:46:09 GMT - 3 Replies
- 12 Views
- Last post by Michael Scherl
Thu, 24 Jun 2004 14:46:09 GMT
- VDHL implementation of RAM with serial input and parallel outpout ? thx
-
- Altera DPA compatible with Xilinx IOSERDES?
by jhallen » Thu, 26 Apr 2007 04:49:55 GMT - 1 Replies
- 46 Views
- Last post by jhallen
Fri, 27 Apr 2007 04:49:55 GMT
- Altera DPA compatible with Xilinx IOSERDES?
-
- How to Tristate!!! when not reading
by John » Wed, 09 Jul 2003 08:33:35 GMT - 1 Replies
- 49 Views
- Last post by John
Sun, 13 Jul 2003 08:33:35 GMT
- How to Tristate!!! when not reading
-
- The Greatest News Ever!
by Ron_Grossi_038 » Wed, 30 Mar 2005 07:56:47 GMT - 3 Replies
- 27 Views
- Last post by Ron_Grossi_040
Fri, 01 Apr 2005 07:56:47 GMT
- The Greatest News Ever!
-
- ML505 - How to read/write SRAM?
by charlie78 » Tue, 27 Jan 2009 17:09:46 GMT - 7 Replies
- 25 Views
- Last post by charlie78
Tue, 27 Jan 2009 17:09:46 GMT
- ML505 - How to read/write SRAM?
-
- State machine with stack to implement "subroutines"
by Wojciech Zabolotny » Thu, 03 Jan 2008 07:50:48 GMT - 5 Replies
- 96 Views
- Last post by Mike Treseler
Wed, 09 Jan 2008 07:50:48 GMT
- State machine with stack to implement "subroutines"
-
- Cheap Ed Hardy Sunglasses
by vnadi1907 » Tue, 05 May 2009 15:11:37 GMT - 1 Replies
- 31 Views
- Last post by vnadi1907
Mon, 11 May 2009 15:11:37 GMT
- Cheap Ed Hardy Sunglasses
-
- CPLD fusemap data - why the secrecy?
by dp@tgi-sci.com » Mon, 20 Jun 2005 10:08:05 GMT - 18 Replies
- 64 Views
- Last post by dp@tgi-sci.com
Wed, 29 Jun 2005 10:08:05 GMT
- CPLD fusemap data - why the secrecy?
-
- SelectMAP problem
by gerd?NO?SPAM » Thu, 12 Aug 2004 23:00:27 GMT - 1 Replies
- 100 Views
- Last post by gerd?NO?SPAM
Tue, 17 Aug 2004 23:00:27 GMT
- SelectMAP problem
-
- DSP Builder @ System Generator
by lecroy7200@chek.com » Thu, 16 Mar 2006 19:28:50 GMT - 2 Replies
- 98 Views
- Last post by Jon
Sun, 19 Mar 2006 19:28:50 GMT
- DSP Builder @ System Generator
-
- using ICAP with the ML310
by fabien.goy@gmail.com » Wed, 06 Jun 2007 01:22:40 GMT - 4 Replies
- 50 Views
- Last post by fabien.goy@gmail.com
Wed, 06 Jun 2007 01:22:40 GMT
- using ICAP with the ML310
-
- Gnd plane coupling with DDR routing from FPGA <-> DDR?
by Nial Stewart » Sun, 02 Dec 2007 01:44:04 GMT - 42 Replies
- 130 Views
- Last post by John Larkin
Fri, 07 Dec 2007 01:44:04 GMT
- Gnd plane coupling with DDR routing from FPGA <-> DDR?
-
- Spartan IIE VHDL inout port bidirectional bus problem.
by liaobojie » Thu, 03 Nov 2005 15:25:11 GMT - 2 Replies
- 75 Views
- Last post by Zara
Thu, 03 Nov 2005 15:25:11 GMT
- Spartan IIE VHDL inout port bidirectional bus problem.
-
- What About CPLD Standardization ?
by Chris_S » Mon, 07 Jul 2003 21:21:56 GMT - 1 Replies
- 33 Views
- Last post by Chris_S
Tue, 15 Jul 2003 21:21:56 GMT
- What About CPLD Standardization ?
-
- Quartus Advisors
by jjlindula@hotmail.com » Fri, 08 Jun 2007 02:47:23 GMT - 2 Replies
- 20 Views
- Last post by Mike Treseler
Wed, 13 Jun 2007 02:47:23 GMT
- Quartus Advisors
-
- what's would your requirments be for ESL (Electronic System Level) flows?
by Symon » Sun, 19 Feb 2006 03:17:22 GMT - 3 Replies
- 131 Views
- Last post by Alfredo
Sat, 25 Feb 2006 03:17:22 GMT
- what's would your requirments be for ESL (Electronic System Level) flows?
-
- 1 Gbps - state of the art?: PCIe is 2.5Gb/s, and PCIe V2.x will be 5.0 Gb/s!
by Austin Lesea » Fri, 02 Feb 2007 00:51:40 GMT - 3 Replies
- 135 Views
- Last post by Austin Lesea
Wed, 07 Feb 2007 00:51:40 GMT
- 1 Gbps - state of the art?: PCIe is 2.5Gb/s, and PCIe V2.x will be 5.0 Gb/s!
-
- How to use Xilinx Virtex-II Pro to read and write NAND FLASH.
by carter » Wed, 06 Oct 2004 20:48:04 GMT - 1 Replies
- 30 Views
- Last post by carter
Wed, 06 Oct 2004 20:48:04 GMT
- How to use Xilinx Virtex-II Pro to read and write NAND FLASH.
-
- Altera Quartus II - 64 bit?
by Derek Simmons » Sat, 20 Dec 2008 14:55:47 GMT - 3 Replies
- 119 Views
- Last post by Subroto Datta
Mon, 29 Dec 2008 14:55:47 GMT
- Altera Quartus II - 64 bit?
-
- Virtex-4FX12MM: Any hardware MAC address accessable?
by henryk.mueller » Fri, 02 Jun 2006 17:52:32 GMT - 10 Replies
- 126 Views
- Last post by henryk.mueller
Sat, 03 Jun 2006 17:52:32 GMT
- Virtex-4FX12MM: Any hardware MAC address accessable?
-
- Floorplanning with only usage estimates. Is it possible?
by Roy-be » Sat, 11 Dec 2004 22:05:38 GMT - 3 Replies
- 27 Views
- Last post by Brian Drummond
Mon, 13 Dec 2004 22:05:38 GMT
- Floorplanning with only usage estimates. Is it possible?
-
- About CLB inter-slice communication in Virtex
by null » Tue, 25 May 2010 20:48:06 GMT - 2 Replies
- 95 Views
- Last post by Uwe Bonnes
Tue, 25 May 2010 20:48:06 GMT
- About CLB inter-slice communication in Virtex
-
- Raggedstone IO bracket ?
by Xavier T » Fri, 19 May 2006 05:09:42 GMT - 3 Replies
- 31 Views
- Last post by Xavier T
Thu, 25 May 2006 05:09:42 GMT
- Raggedstone IO bracket ?
-
- Putting the Ring into Ring oscillators
by Jim Granville » Thu, 11 May 2006 06:29:03 GMT - 9 Replies
- 36 Views
- Last post by Kolja Sulimma
Wed, 17 May 2006 06:29:03 GMT
- Putting the Ring into Ring oscillators
-
- Warnings in Xilinx 8.2i
by learnfpga » Sun, 19 Nov 2006 03:56:01 GMT - 11 Replies
- 76 Views
- Last post by Antti
Mon, 20 Nov 2006 03:56:01 GMT
- Warnings in Xilinx 8.2i
-
- Installing ISE 8.1i - don't use a space in the install path
by Andrew FPGA » Mon, 27 Mar 2006 01:59:22 GMT - 2 Replies
- 36 Views
- Last post by Marc Guardiani
Tue, 28 Mar 2006 01:59:22 GMT
- Installing ISE 8.1i - don't use a space in the install path
-
- Virtex 5 slave serial config
by dajjou » Tue, 17 Feb 2009 19:16:08 GMT - 1 Replies
- 55 Views
- Last post by dajjou
Tue, 17 Feb 2009 19:16:08 GMT
- Virtex 5 slave serial config
Who is online
Users browsing this forum: No registered users and 83 guest
Forum permissions
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum